
Altera Corporation 33
MAX 9000 Programmable Logic Device Family Data Sheet
Table 22. MAX 9000 Internal Timing Characteristics Note (1)
Symbol Parameter Conditions Speed Grade Unit
-10 -15 -20
Min Max Min Max Min Max
t
LAD
Logic array delay 3.5 4.0 4.5 ns
t
LAC
Logic control array delay 3.5 4.0 4.5 ns
t
IC
Array clock delay 3.5 4.0 4.5 ns
t
EN
Register enable time 3.5 4.0 4.5 ns
t
SEXP
Shared expander delay 3.5 5.0 7.5 ns
t
PEXP
Parallel expander delay 0.5 1.0 2.0 ns
t
RD
Register delay 0.5 1.0 1.0 ns
t
COMB
Combinatorial delay 0.4 1.0 1.0 ns
t
SU
Register setup time 2.4 3.0 4.0 ns
t
H
Register hold time 2.0 3.5 4.5 ns
t
PRE
Register preset time 3.5 4.0 4.5 ns
t
CLR
Register clear time 3.7 4.0 4.5 ns
t
FTD
FastTrack drive delay 0.5 1.0 2.0 ns
t
LPA
Low-power adder (5) 10.0 15.0 20.0 ns
Comentarios a estos manuales